Abstract: Oxide materials with large dielectric constants (so-called high-k dielectrics) have attracted much attention due to their potential use as gate dielectrics in Metal Oxide Semiconductor Field Effect Transistors (MOSFETs). A novel characterization (pulse capacitance-voltage) method was proposed in detail. The pulse capacitance-voltage technique was employed to characterize oxide traps of high-k dielectrics based on the Metal Oxide Semiconductor (MOS) capacitor structure. The variation of flat-band voltages of the MOS structure was observed and discussed accordingly. Some interesting trapping/detrapping results related to the lanthanide aluminum oxide traps were identified for possible application in Flash memory technology. After understanding the trapping/detrapping mechanism of the high-k oxides, a solid foundation was prepared for further exploration into charge-trapping non-volatile memory in the future.
Introduction
If SiO2 gate dielectric thickness is reduced below 1.4 nm, the resulting high gate leakage current levels due to electron tunneling effects become unacceptable for device reliability [1, 2] . The decreasing sizes in complementary metal oxide semiconductor (CMOS) transistor technology required the replacement of SiO2 with gate dielectrics that have a high dielectric constant (high-k) [3, 4] . The equivalent oxide thickness (EOT) is the thickness of SiO2 gate oxide needed to obtain the same gate capacitance as that obtained with thicker high-k dielectrics. Thicker equivalent oxide thickness, to reduce the leakage current of gate oxides, was obtained by introducing the high-k dielectric into real applications from 45 nm node technology. In recent years, various high-k gate dielectrics have been investigated to find suitable alternative materials [5] [6] [7] [8] [9] [10] [11] [12] . Significant progress has been made on the screening and selection of high-k gate dielectrics, understanding their physical properties, and their integration into CMOS technology [13] [14] [15] [16] [17] [18] [19] [20] . Now it is recognized that a large family of oxide-based materials emerges as candidates to replace SiO2 gate dielectrics in advanced CMOS applications [21] [22] [23] [24] [25] [26] . Among them are cerium oxide CeO2 [27] , cerium zirconate CeZrO4 [28] , gadolinium oxide Gd2O3 [29] , erbium oxide Er2O3 [30] , neodymium oxide Nd2O3 [31] , aluminum oxide Al2O3 [32] , lanthanum aluminum oxide LaAlO3 [33] , lanthanum oxide La2O3 [34] , yttrium oxide Y2O3 [35] , tantalum pentoxide Ta2O5 [36] , titanium dioxide TiO2 [37] , zirconium dioxide ZrO2 [38] , lanthanum doped zirconium oxide LaxZr1−xO2−δ [39] , hafnium oxide HfO2 [40] , HfO2-based oxides La2Hf2O7 [41] , CexHf1−xO2 [42] , hafnium silicate HfSixOy [43] , and rare-earth scandates LaScO3 [44] , GdScO3 [45] , DyScO3 [46] , and SmScO3 [47] . Excellent device results have been obtained using La2O3 gate dielectric layers (k ~ 27), with a 3.3 nm thick La2O3 layer giving a SiO2 EOT as low as 0.48 nm, together with very low leakage currents [48] . However, La2O3 is chemically unstable and is easily converted to La(OH)3 on reaction with ambient water. LaAlO3 combines the advantages of the high permittivity of La2O3 with the chemical and thermal stability of Al2O3. LaAlO3 has a permittivity of 22-27, a large band gap (6.2 eV), and high band offsets on Si (1.8 eV for electrons and 3.2 eV for holes). Equivalent SiO2 thicknesses as low as 0.9-1.1 nm have therefore been achieved using LaAlO3. Recently, to enhance the thermal stability is the incorporation of aluminum (Al) to develop innovative multifunctional advanced lanthanide aluminates-based ceramics, NdAlO3 [49] . They remain amorphous up to high temperatures, leading to a large reduction in leakage current relative to poly-crystalline Nd2O3 films during CMOS processing. Therefore, the lanthanide aluminates, MAlO3 (M~La, Nd), are promising high-k materials for next generation CMOS applications.
The rapid growth of Flash memory technology has been motivated by the continuous downscaling of memory cells [50, 51] . Starting from the advanced technology generation for charge-trapping Flash devices, the spacing between two adjacent gates became too narrow to arrange the metal gate to overlap the floating gate vertically in minimum feature-sized standard cells [52, 53] . The introduction of high-k materials into floating-gate Flash memory has been proposed as a potential solution [54] [55] [56] .
A fundamental understanding of the trap mechanism in new dielectric materials was critical for write/erase, retention and endurance properties of Flash memory [57] [58] [59] . Therefore, new ideas and approaches are required. These include: Negative-Bias Temperature Instability (NBTI), NBTI lifetime prediction, fast reliability screening and charge pumping techniques. These measurement techniques are required to understand of the underlying science of these dielectrics. Reliability degradation, defect loss, slowdown, and device lifetime enhancement, energy and spatial distribution, electron trapping and interface states, time-dependent defect variation were actively investigated for the high-k dielectrics for several years.
Prior to this paper, many novel measurement approaches were proposed for the next generation Flash memory since 2005 [60] [61] [62] [63] [64] [65] [66] [67] [68] . Various significant findings related to traps within the gate oxides were also reported [69] [70] [71] [72] . In this paper, a novel electrical characterization of Metal Oxide Semiconductor (MOS) capacitance: pulse capacitance-voltage (CV), was proposed in detail. The accuracy and reliability of the pulse CV testing system was comprehensively verified and examined, and shown to be a powerful measurement method for dielectric characterization of high-k materials. Large hysteresis effects caused by oxide traps were observed in lanthanide aluminum oxides, which was critical for the development of the charge-trapping Flash memory in the future.
Experimental Section
High-k dielectrics, LaAlO3, NdAlO3 thin films, were deposited on n-type Si (100) substrates using liquid injection atomic layer deposition (ALD), carried out on an Aixtron AIX 200FE AVD reactor (Aixtron, Herzogenrath, Germany) fitted with the "Trijet"™ liquid injector system. The LaAlO3 thin films grown by ALD are all La deficient, with the La:Al ratio varying from 0.50 to 0.61 over the growth temperature range of 160-300 °C. As gas phase reactions are absent in ALD, the precursor is likely to remain intact until reaching the growth surface. It is therefore unsurprising that there is little variation in the La:Al ratio, although the reason for the La deficiency in the thin films is not known. The thickness of the LaAlO3 thin film grown by ALD is 28 nm. Near stoichiometric NdAlO3 thin films were grown by utilizing the single-source precursor [NdAl(OPr i )6(PriOH)]2. Selected thin films were subjected to high-temperature (750-950 °C) post-deposition annealing (PDA) in pure nitrogen (N2) ambient for 60 s. Subsequently, a post-metallization forming gas anneal (FGA) was carried out at 400 °C for 30 min using H2:N2 in the ratio 1:9, together with a control as-deposited sample. The high-k thickness and a thin native oxide interlayer, adjacent to the silicon substrate, changed from 11 and 1.5 nm, respectively, to 10.4 and 2.5 nm, respectively, after 950 °C PDA. This could be due to inter-diffusion of oxygen between SiO2 and NdAlO3. Here, NdAlO3 thin films samples discussed in the manuscript was after PDA. A thermal SiO2 sample was grown using dry oxidation at 1100 °C to provide a comparison with the high-k stacks. MOS capacitors were fabricated by thermal evaporation of Au gates through a shadow mask with an effective area of 4.9 × 10 −4 cm 2 . The backside contact of selected Si wafers was cleaned with a buffer HF solution and subsequently a 200 nm thickness of Al film was deposited on it by thermal evaporation.
The pulse CV measurement system was developed and implemented to probe the MOS capacitor sample with high-k thin film, and its system structure chart is shown in Figure 1 . We used a functional/arbitrary waveform generator to input a pulse voltage waveform (vg) for the sample. The related current through the sample (itotal) was fed into a current amplifier and then was amplified as an output voltage signal (vCH2). Channel two of the oscilloscope was used to track the output voltage, while the input pulse voltage waveform was monitored in channel one. There was no specific requirement for the oscilloscope model. Here, the DG1302 oscilloscope was employed. In terms of functional/arbitrary waveform generator, DG3061 (RIGOL, Beijing, China)/DG2041 (RIGOL)/HP8110 (Agilent, Santa Clara, CA, USA) could be implemented to produce pulse voltage. The Keithley 428 current amplifier (Keithley, Cleveland, OH, USA) was selected for the pulse CV measurement system. The symbol diagram of an under-testing device is also modeled in the inset of Figure 1 . For MOS capacitor samples with the high-k thin film, we could make it simple as the parallel combination of a capacitor (C) and a resistor (R). Accordingly, the current flowing through the capacitor and resistor are iC and iR, respectively. Details are discussed in the following section. A functional/arbitrary waveform generator was implemented to generate the voltage pulse waveform. The current through the under-testing device was fed into a current amplifier and then was amplified as an output voltage signal. An oscilloscope was used to monitor the input and output voltage signals.
Results and Discussion
In order to verify the working principle behind the pulse CV measurement system, firstly, a discrete commercial ceramic capacitor with a near infinite resistance value was used to replace the MOS capacitor sample shown in Figure 1 . The value of the capacitance component was below 1000 pF. Via the relation between voltage and current, the following formula is derived: where vCH2 is the output voltage of the current amplifier (recoded by channel two of the oscilloscope). vg is the input voltage of the sample. A is an amplification factor of the current amplifier and C is the capacitance value of the device under test. Re-arranging, vCH2 could be obtained:
Based on the formula above, the theoretical vCH2 could be calculated as a reference to compare the measurement results. In Figure 2a , the measurement results from channel one (green) and channel two (purple) of the oscilloscope are presented. Following the derived formula, we plotted the theory data for channel one (blue) and channel two (red). Obviously, it was observed that the theory data fitted well with measurement results. A discrete resistor with a resistance value R as the under testing device to replace the discrete commercial ceramic capacitor was then investigated. The current flowing through the resistor was given:
The comparison between theory and measurement is demonstrated in Figure 2b . Like the result of the discrete capacitance, we found the theory and measurement had an impressive consistency.
Finally, the parallel combination of the discrete capacitor and the discrete resistor was merged. The related formula was updated as:
In Figure 2c , it was found that the theoretical calculation agreed well with measurement data. In summary, the working principle in terms of the pulse CV measurement system is mainly attributed to the current flowing through the device under test. In this paper, the measurement of MOS capacitance with parasitic resistance (usually the value was above 2 MΩ) was the key issue.
Before considering a MOS capacitance, the extracted capacitance data from a discrete capacitor should be fully understood. As an example, we tested a 330 pF discrete capacitor. From Equation (2) and an inset in Figure 3 , the extracted CV graphs are shown in Figure 3 , where we place the original voltage-time (VT) graphs as the inset. Pulse CV up/down (black) means that the CV results were extracted from the rise/fall edge of the input pulse on channel 1 in the inset. Before utilizing the pulse CV technique, a conventional CV test was commonly carried out via Agilent4275/4284 LCR meter (Agilent, Santa Clara, CA, USA). The related CV results (red) are presented in Figure 3 . In the conventional test, up/down means the measurement starting from low/high to high/low voltage. The comparison was also made between the conventional test and the pulse CV measurement as shown in Figure 3 . Besides high accuracy superposition, the CV curves from the pulse CV measurement need a rise to reach the true capacitance value within the voltage range from −2 to −1.5 V. Similarly, a fall from the true capacitance value was also observed within the range of 1.5-2 V. The phenomenon was mainly due to the response time of the oscilloscope and the capacitance charging and discharging issues. In consequence, the middle part of the full CV curves was preferred, which reflected the actual capacitance value of the discrete capacitor, like −1.5-1.5 V within the range of −2-2 V.
After the comparison between the conventional and pulse CV test for a discrete commercial ceramic capacitor, a thermal oxide (SiO2) MOS capacitor sample was investigated. Figure 4a shows the original VT data from both channel one and channel two of the oscilloscope. Calculated from the Equation (6), the related CV results are given in Figure 4b . Similarly, a conventional CV test was employed to compare with the new pulse CV technique. From Figure 4b , vertically the pulse CV and conventional CV results matched consistently. There was no variation either in accumulation or depletion region. Furthermore, horizontally there was no clear shift for the pulse and conventional CV test. This is because there were no significant traps located in the oxide layer of the thermal SiO2 MOS system. Therefore, it should be the case that no flat-band voltage shift was observed. In other words, the fast (pulse CV) and slow (conventional test) CV measurements were expected to be the same, which was supported by our finding shown in Figure 4b . It can be concluded that the pulse CV system is suitable for MOS capacitance measurement. This provides a convincing basis for investigation of more complicated MOS capacitors with high-k thin films. The high-k thin film of LaAlO3 was now under research. The MOS capacitor samples with LaAlO3 were probed using pulse CV technique. The VT results are shown in Figure 5a . Unlike the discrete capacitor and the SiO2 MOS capacitors introduced before, there were two distinct peaks in channel two in the up (forward from −3 to +3 V) and down (backward from +3 to −3 V) trace of the input pulse, respectively. When we did the extraction based on Equation (6) into CV results in Figure 5b , the distinct peaks indicated that a strong inversion occurred when frequency is low. The capacitance density in the accumulation region was 1.27 × 10 5 pF· cm −2 , when the electric field within the oxide is 7.14 × 10 7 V· m −1 . In the inversion region, an inversion layer exists at the silicon surface. In response to the low frequency analog continuous (AC) signal, inversion layer charges can be supplied and removed quickly enough to respond to changes with the gate AC signal voltage, and incremental charge is effectively added or subtracted at the surface of substrate. Most importantly, it was found that a clear horizontal voltage shift happened between the up and down trace. The shift was around 1.3 V. However, only a horizontal voltage shift of 0.4 V was observed in the same samples from the conventional CV test. It was proved that the pulse CV technique was more accurate to track traps in oxides, avoiding trapped electrons/holes recovering/detrapping within the testing time interval of the conventional CV test. The obvious horizontal voltage shift was induced by trapping and detrapping of electrons/holes between the up and down trace of channel one in Figure 5a . When the positive voltage (+3 V) is forced on the metal side, net positive charges induce a negative shift of the C-V curve. While, if a negative voltage (−3 V) is applied on the metal side, net negative charges cause a positive shift of the C-V curve. As a discussion, a possible explanation is that the shifts might be related to as-grown positive charges and as-grown electron traps. It was reported that there are as-grown fixed positive charges (oxygen vacancies) and as-grown electron traps in high-k oxides [57, [73] [74] [75] . If both as-grown positive charges and as-grown electron traps in high-k oxides have a high energy level, when Vg < 0, the as-grown positive charges are compensated by electrons, which come from the metal gate and trapped into the as-grown traps; while when Vg > 0, electrons are detrapped to the metal gate through tunneling, which causes that (1) the net charges in the oxide are positive and then (2) the CV curve negatively shifts. The impact of testing time on the horizontal shift of the CV curve was considered. In the pulse CV technique, edge time for both rise and fall of the voltage pulse was critical to estimate the trap density located in the oxide. The single pulse CV technique described in the paper can be used to accurately measure the charging-induced flat-band voltage shift. Furthermore, a two-pulse CV technique was developed to measure the flat-band voltage shift caused by discharging the traps in dielectrics [63] . The rising and falling slopes of a pulse signal applied to the gate will give rise to a displacement current proportional to the capacitance and the pulse ramp rate (see Equation (1)). Less edge time means less test time among each voltage biases. The rise edge time is shown in the inset of Figure 6 . When the edge time was increased to a relatively large value (~10 s), the test process of the pulse CV was equal to the conventional CV test carried out via a LCR meter. In Figure 6 , it was observed that the flat-band voltage shift was narrowed with increasing edge time and it indicates that the flat-band voltage shift is partially recovered during the edge time of the pulse. Trapped electrons/holes recovering were sensitive to time. Therefore, the time-dependent trapping/detrapping should be probed by short edge time in the pulse CV measurement, which corresponds to shallower traps (traps at a high energy level within oxide), at least within the timescale considered here. While for the larger value of the edge time, the transient shift of the flat-band voltage shift is attributed to slow electron trapping/detrapping. It is also noted that all the ramp-down traces in Figure 6 are almost overlapped, suggesting that the total trapping level changes little during each charging process (positive bias induced). Similar results have been observed and confirmed by using the conventional CV measurement. In order to figure out how edge time determines the flat-band voltage shift, two high-k materials (LaAlO3 and NdAlO3) plus a thermal oxide were tested, as shown in Figure 7 . By adjusting the edge time, the time-dependent trapping/detrapping was tracked correspondingly. Also, it provided a solution to estimate the entire density of net trapped charges within the oxide under specific edge time. For both high-k materials, variations of flat-band voltage were reduced with longer edge time. Due to the hardware limit of the waveform generator, the longest edge time was rated at 900 μs. When the edge time reached 1 × 10 7 s (10 μs), the pulse CV method was supposed to be a type of conventional CV test. The data obtained via a LCR meter are also shown in Figure 7 . It was found that for LaAlO3 the variation of the flat-band voltage remained a constant when edge time is less than 400 μs, which means that the entire density of the net trapped charges within the dielectric was measured if edge time is below 400 μs. This is is the capacitance density in the accumulation region). ∆VFB did not return to its fresh value (0.4 V) even under 900 μs of edge time, indicating that some electrons are still trapped within the high-k layer. From Figure 7 , it was observed that traps of LaAlO3 measured by the conventional CV method were less than 31% of the total trapping. Trapping is dominated by the high-k layer, which cannot be probed by charge pumping. The charging within 100 s is about 30% of the total, which will be missed if the slow quasi-dc techniques were used. In terms of NdAlO3, ∆VFB was recorded at 0.64 V as the largest value under the edge time of 200 μs, with trap density of 1.14 × 10 12 cm −2 (where ∆VFB = 0.64 V and Cox = 2.86 × 10 5 pF· cm −2 ). Similar to LaAlO3, the curve trend was also plotted downward and ∆VFB was close to the fresh value measured using the conventional CV technique. Within the edge time range of 400-700 μs, the slope rate of LaAlO3 decreased more significantly than NdAlO3, which indicated that trapped electron detrapping was more sensitive to time. It is noted for NdAlO3, ∆VFB did not saturate even at the fastest testing speed of the pulse (200 μs). The entire density of net trapped charges shall be captured using a rapider pulse generator and higher measurement resolution. Concerning thermal oxide, there was no flat-band voltage variation under various edge times, which was also supported by the measurement shown in Figure 4b . Finally, the variation of VPP was investigated for LaAlO3, where VPP denoted the peak to peak voltage of the pulse. When VPP was 4 V, the pulse started from −2 to 2 V. The definition of VPP could also be referred in the inset of Figure 8a . The relationship between ∆VFB and edge time under different VPP levels was indicated in Figure 8a . It was observed that with stronger VPP stress, the ∆VFB remained at a higher level. In all cases, ∆VFB almost linearly depends on VPP and reaches a value of 1.67 V at a high voltage (VPP = 6 V), denoting a rather strong trapping process in the dielectric stacks. The effective trapped ), as VPP equals to 6 V and edge time at 250 μs. Electron traps with deeper energy levels may exist in the bulk of the high-k layer, which can only be charged with larger gate bias. Slower ramp rates would cause more detrapping during the CV measurements, while higher ramp rates were limited by the trans-amplifier's bandwidth. Figure 8b shows the remaining traps during various edge times after taking the pre-existing traps into account. The pre-existing traps are time-independent and also termed as the whole traps. The normalized trapped charge and bar diagram are implemented in Figure 8b .
In general, following the procedure of the pulse CV test, it would be more convincing to characterize the trapping/detrapping mechanism of the electrons/holes in the high-k materials, which would be used for the development of the next generation non-volatile memory. 
Conclusions
In this paper, we have introduced a novel electrical characterization for MOS capacitors with high-k materials: pulse CV measurement. Different from the conventional CV test, the pulse CV technique could complete the whole test within 1 ms. By using the new technique, the testing time (edge time) and the bias/stress time (width time) could be easily adjusted. Compared to thermal oxides, MOS capacitors with high-k materials (like LaAlO3 and NdAlO3) showed the intrinsic time-dependent trapping/detrapping mechanism via the pulse CV measurement. Various observations concerning the variation of flat-band voltage were discussed accordingly. After understanding the trapping/detrapping mechanism of the high-k oxides, the pulse CV technique might be a solid foundation for further exploration into charge-trapping, non-volatile memory based on high-k oxides in the coming future. 
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